<?xml version="1.0" encoding="utf-8"?>
<rss version="2.0"
    xmlns:content="http://purl.org/rss/1.0/modules/content/"
    xmlns:dc="http://purl.org/dc/elements/1.1/"
    xmlns:atom="http://www.w3.org/2005/Atom">
    <channel>
        <title>PCB Design and Layout — Wolfspeed Power Applications Forum</title>
        <link>https://forum.wolfspeed.com/</link>
        <pubDate>Mon, 20 Apr 2026 05:40:04 +0000</pubDate>
        <language>en</language>
            <description>PCB Design and Layout — Wolfspeed Power Applications Forum</description>
    <atom:link href="https://forum.wolfspeed.com/categories/pcb-design-and-layout/feed.rss" rel="self" type="application/rss+xml"/>
    <item>
        <title>[FAQ-PCB-3] Do SiC MOSFETs generate a lot of noise?</title>
        <link>https://forum.wolfspeed.com/discussion/440/faq-pcb-3-do-sic-mosfets-generate-a-lot-of-noise</link>
        <pubDate>Wed, 01 Feb 2023 16:32:44 +0000</pubDate>
        <category>PCB Design and Layout</category>
        <dc:creator>TBhatia</dc:creator>
        <guid isPermaLink="false">440@/discussions</guid>
        <description><![CDATA[<p>Yes. SiC devices do generate higher noise than Si due to its faster switching. But if you follow good design principles of high speed switching circuit layout, you can have successful SiC based PCB design.  Much of the "noise" in the circuit is due to parasitic elements in the layout that can cause increased ringing and unintended coupling of high dv/dt nodes into other parts of the circuit.  Reducing these parasitic elements is key to reducing noise and EMI.  </p><p>For examples of good layout practices, be sure to check out <a href="https://forum.wolfspeed.com/home/leaving?allowTrusted=1&amp;target=https%3A%2F%2Fwww.wolfspeed.com%2Fproducts%2Fpower%2Freference-designs" rel="nofollow noopener ugc">Wolfspeed's reference webpage</a>. All reference and evaluation boards provide good layout examples for a variety of packages and applications.  For additional support, please contact Wolfspeed Field Application Engineers. </p>]]>
        </description>
    </item>
    <item>
        <title>[FAQ-PCB-2] Are there any special considerations for PCB layout when using SiC MOSFETs?</title>
        <link>https://forum.wolfspeed.com/discussion/439/faq-pcb-2-are-there-any-special-considerations-for-pcb-layout-when-using-sic-mosfets</link>
        <pubDate>Wed, 01 Feb 2023 16:18:19 +0000</pubDate>
        <category>PCB Design and Layout</category>
        <dc:creator>TBhatia</dc:creator>
        <guid isPermaLink="false">439@/discussions</guid>
        <description><![CDATA[<p>Care is needed for PCB layout when using SiC MOSFETs just like using Si MOSFETs in switching power supplies. Some best practices are listed below:</p><p>	• Minimize the loop inductance of gate drive circuit</p><p>	• Use the shortest leads possible for through-hole devices to minimize parasitic inductance</p><p>	• Avoid overlapping of gate and drain traces to minimize Cgd and cross talk in hard switching bridge circuits</p><p>	• Minimize common source inductance to prevent slowing down gate drive and gate oscillation for 3-lead devices. This can be done by making a kelvin connection where the device terminal meets the board. The gate drive circuit should connect to the source lead separately from the power path, and the gate drive circuit should not overlap the power circuit. Packages with kelvin source connections for the gate drive make it easier to separate these circuits on the PCB, and also improves switching speed.  </p><p>	• Use low inductance DC bus configurations. Using high quality film and/or ceramic capacitors placed as closely to the devices as possible will help to reduce ringing and voltage overshoot at turn-off. The DC bus should use overlapping pours in a PCB or laminated bus structures when working with modules.  </p><p>Please refer to the full Application note <a href="https://forum.wolfspeed.com/home/leaving?allowTrusted=1&amp;target=https%3A%2F%2Fassets.wolfspeed.com%2Fuploads%2Fdlm_uploads%2F2022%2F11%2Fwolfspeed-PCB-layout-techniques-for-discrete-sic-mosfets.pdf" rel="nofollow noopener ugc">PCB LAYOUT TECHNIQUES FOR DISCRETE SiC MOSFETs</a> for detailed design considerations and tips for a good layout using discrete SiC MOSFETs.</p>]]>
        </description>
    </item>
    <item>
        <title>[FAQ-PCB-1] What tools does Wolfspeed provide for PCB and mechanical design?</title>
        <link>https://forum.wolfspeed.com/discussion/438/faq-pcb-1-what-tools-does-wolfspeed-provide-for-pcb-and-mechanical-design</link>
        <pubDate>Wed, 01 Feb 2023 16:08:52 +0000</pubDate>
        <category>PCB Design and Layout</category>
        <dc:creator>TBhatia</dc:creator>
        <guid isPermaLink="false">438@/discussions</guid>
        <description><![CDATA[<p>Wolfspeed provides ECAD models for Altium, OrCAD, KiCAD, and Eagle formats for all discrete SiC MOSFETs and diodes directly on <a href="https://forum.wolfspeed.com/home/leaving?allowTrusted=1&amp;target=https%3A%2F%2Fwww.wolfspeed.com%2F" rel="nofollow noopener ugc">Wolfspeed.com</a> in the product tables for individual parts, or you can download the entire library from the <a href="https://forum.wolfspeed.com/home/leaving?allowTrusted=1&amp;target=https%3A%2F%2Fwww.wolfspeed.com%2Ftools-and-support%2Fpower%2Fcad-models%2F" rel="nofollow noopener ugc">Tools &amp; Support page</a>. 3D STEP files are also available for all discrete and power module products. Additionally, ECAD models are available in other formats through ultralibrarian.com, and are built into the Altium Manufacturer Part Search tool.  </p><p>PCB design files for all the reference designs are also available for download on the reference design product page under "Technical &amp; sales Documents" section of the page.</p>]]>
        </description>
    </item>
   </channel>
</rss>
