Wolfspeed Power Applications Forum

Wolfspeed Technical Community:

SpeedFit™ Design Simulator

Simulate and evaluate the performance of SiC-based power circuits and determine the right SiC device in seconds.

Start a Simulation

Categories

CAB004M12GM4 Clarification

Options
dpalombo
dpalombo Contributor Level 1
in Module Products

Hello, I see in the datasheet that there are two gate connections for the high and low side FETs. It is not clear if there is an internal connection for the pairs. Is there a preferred pair to use or must both sets be connected to the gate driver?

Comments

  • Forum_Moderator
    Forum_Moderator Wolfspeed Employee - Contributor Level 5
    Options

    Thank you for your post, it has been approved and we will respond as soon as possible.

  • ChrisN
    ChrisN Wolfspeed Admin - Contributor Level 4
    Options

    Hello dpalombo,

    The gate connections are internally connected. For best performance, it is recommended to use both pairs with a symmetrical layout to each. This configuration will provide the lowest inductance. If both pin pairs cannot be used, it is acceptable to run just one pin pair. In this configuration, there is not a recommended pin pair to use; either pin pair will provide the same performance. More details about this are discussed in Section 3.11 of PRD-09301.

    Thanks,

    Chris N.

Sign In or Register to comment.